Seich
/
TFT_eSPI
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
1,043 Commits 1 Branch 51 Tags 7.7 MiB
Commit Graph

1043 Commits

Author SHA1 Message Date
Bodmer 1b07eeb980
Update README.md 2022-11-11 03:27:26 +00:00
Bodmer 48d729c2e7
Update README.md 2022-11-11 03:26:10 +00:00
Bodmer 2b6833220a
Update README.md 2022-11-11 03:16:38 +00:00
Bodmer 15cedf1e24
Merge pull request #2142 from goutamreddy/patch-2 
Update Using ESP-IDF.txt
 2022-11-07 23:28:06 +00:00
goutamreddy bdeeb131ad
Update Using ESP-IDF.txt 
clarified instructions for not using KConfig file
 2022-11-06 08:24:29 -08:00
Bodmer 421377e8bc Update Using ESP-IDF.txt 2022-11-06 00:47:01 +00:00
Bodmer c23fffe414 Add ESP-IDF basic instructions to docs folder 
Note: The library author (Bodmer) does not use the ESP-IDF and therefore does not provide support for that route!
 2022-11-05 21:48:06 +00:00
Bodmer f02b09a380 Update ILI9481 init code as in #2120 2022-11-05 20:37:29 +00:00
Bodmer 3c6dab0a52 Add ability to set the RP2040 parallel interface speed 
// For RP2040 processor and 8 or 16 bit parallel displays:
// The parallel interface write cycle period is derived from a division of the CPU clock
// speed so scales with the processor clock. This means that the divider ratio may need
// to be increased when overclocking. I may also need to be adjusted dependant on the
// display controller type (ILI94341, HX8357C etc). If RP2040_PIO_CLK_DIV is not defined
// the library will set default values which may not suit your display.
// The display controller data sheet will specify the minimum write cycle period. The
// controllers often work reliably for shorter periods, however if the period is too short
// the display may not initialise or graphics will become corrupted.
// PIO write cycle frequency = (CPU clock/(4 * RP2040_PIO_CLK_DIV))
//#define RP2040_PIO_CLK_DIV 1 // 32ns write cycle at 125MHz CPU clock
#define RP2040_PIO_CLK_DIV 2 // 64ns write cycle at 125MHz CPU clock
//#define RP2040_PIO_CLK_DIV 3 // 96ns write cycle at 125MHz CPU clock
 2022-11-05 18:12:28 +00:00
Bodmer 64a31ef252 Merge branch 'master' of https://github.com/Bodmer/TFT_eSPI 2022-11-03 22:24:16 +00:00
Bodmer d3a715da1e Fix #2103 and update for latest ESP8266 board package 
Fix H and V gradient use in sprite
New ESP8266 board package uses RDUINO_ARCH_ESP8266
old package defined ESP8266
 2022-11-03 22:24:00 +00:00
Bodmer 3d2b9ae3a2
Merge pull request #2126 from goodsoft/patch-1 
Fix typo and remove unnecessary error in TFT_config.h
 2022-11-01 21:01:13 +00:00
Paul Tsupikoff 6c74d55292
Fix typo and remove unnecessary error in TFT_config.h 
1. RGB configuration was configured incorrectly, and caused re-definition warnings.
2. MISO pin is not always set, so shouldn't trigger a compilation error (see e.g. `Setup25_TTGO_T_DISPLAY.h`).
 2022-10-31 17:42:07 +01:00
Bodmer 67e41c75f2 Allow ESP32 DC pin to be >31 2022-10-19 23:05:25 +01:00
Bodmer 13e62a88d0
Merge pull request #2075 from xidameng/master 
Create Setup301_BW16_ST7735.h for BW16-based Boards
 2022-10-15 10:54:22 +01:00
SimonXI dd5f74c956
Update User_Setup_Select.h 2022-10-15 11:33:46 +08:00
Bodmer c15257ad00
Update library.json 2022-10-14 22:46:42 +01:00
Bodmer 5a493559d0
Update Setup301_BW16_ST7735.h 2022-10-14 00:09:05 +01:00
Bodmer f106fb03ac Fix #2080 
Forgot to copy over updated file!
 2022-10-13 23:21:03 +01:00
SimonXI f0889e11f0
Create Setup301_BW16_ST7735.h 
This configuration works on all BW16 boards
 2022-10-13 10:00:33 +08:00
Bodmer f94fb28737 Fix #1893 
Problem has not been reproduced but names changes anyway.
 2022-10-13 01:21:21 +01:00
Bodmer 7c9e1cbbd1 Merge branch 'master' of https://github.com/Bodmer/TFT_eSPI 2022-10-12 23:50:32 +01:00
Bodmer 49f44e41aa Fix #1960 
TFT pixel reads for smooth graphics functions now supported.
 2022-10-12 23:50:28 +01:00
Bodmer ca024b4514
Merge pull request #1974 from boul51/master 
ST7735: fix RGB/BGR selection
 2022-10-12 22:42:49 +01:00
Bodmer a3015f0090
Update pio_SPI_18bit.pio.h 2022-10-12 22:04:12 +01:00
Bodmer 7b529eef06
Update pio_SPI.pio.h 2022-10-12 22:03:14 +01:00
Bodmer 1e8eb39135
Update pio_SPI.pio.h 2022-10-12 22:02:49 +01:00
Bodmer 33be3070bf
Update pio_SPI.pio.h 2022-10-12 22:02:18 +01:00
Bodmer fc8228acae
Update pio_8bit_parallel.pio.h 2022-10-12 22:00:58 +01:00
Bodmer f1bae721c8
Update pio_16bit_parallel.pio.h 2022-10-12 22:00:19 +01:00
Bodmer 8b454bc19d
Delete pio_SPI_18bit.pio 2022-10-12 21:58:57 +01:00
Bodmer b2e0bd855c
Delete pio_16bit_parallel.pio 2022-10-12 21:58:42 +01:00
Bodmer 48499856ac
Delete pio_8bit_parallel.pio 2022-10-12 21:58:31 +01:00
Bodmer eea916d221
Delete pio_SPI.pio 2022-10-12 21:58:18 +01:00
Bodmer d1bb18bdde Various tweaks and bug fixes 2022-10-10 19:02:05 +01:00
Bodmer 385cb5423e
Update README.md 2022-10-09 23:08:42 +01:00
Bodmer f20b5ef55e
Update README.md 2022-10-09 23:07:25 +01:00
Bodmer 4573e30d59
Update README.md 2022-10-09 23:06:43 +01:00
Bodmer 83b501bd9d
Update README.md 2022-10-09 23:05:27 +01:00
Bodmer 967ccfcd3c
Update README.md 2022-10-09 23:04:23 +01:00
Bodmer 2b6a41c53a
Update issue-template.md 2022-10-09 16:26:02 +01:00
Bodmer 33e6c3580d
Update issue-template.md 2022-10-09 16:25:05 +01:00
Bodmer b3c8287114
Update issue-template.md 2022-10-09 16:24:38 +01:00
Bodmer 450941382b
Update issue-template.md 2022-10-09 16:24:02 +01:00
Bodmer db309cc407
Update issue-template.md 2022-10-09 16:22:11 +01:00
Bodmer 7562720dc9
Update issue-template.md 2022-10-09 16:18:07 +01:00
Bodmer 532efe4b02
Update issue-template.md 2022-10-09 16:17:24 +01:00
Bodmer 2b576dc614
Fix #2018 2022-09-14 12:07:39 +01:00
Bodmer de688f5ae7 Move sketch tft_setup.h checking code 2022-09-11 13:51:11 +01:00
Bodmer e446f65ff9 Add compiler __has_include macro check 2022-09-10 15:35:46 +01:00