Seich
/
TFT_eSPI
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fixed some gpioMode issues 

Added support for pins 32 to 39.
Fixed some issues with pin stability.
This commit is contained in:
Ricard Bitria Ribes 2019-12-28 20:47:36 +01:00
parent c6faa24494
commit 0267bd37ec
1 changed files with 17 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
TFT_eSPI.cpp
View File

@ -834,8 +834,23 @@ void busDir(uint32_t mask, uint8_t mode)
// Set ESP32 GPIO pin to input or output // Set ESP32 GPIO pin to input or output
void gpioMode(uint8_t gpio, uint8_t mode) void gpioMode(uint8_t gpio, uint8_t mode)
{ {
if(mode == INPUT) GPIO.enable_w1tc = ((uint32_t)1 << gpio); // vvvvvv Omitting this code may cause malfunction
else GPIO.enable_w1ts = ((uint32_t)1 << gpio); uint32_t rtc_reg = rtc_gpio_desc[gpio].reg;
if(rtc_reg) {
ESP_REG(rtc_reg) = ESP_REG(rtc_reg) & ~(rtc_gpio_desc[gpio].pullup | rtc_gpio_desc[gpio].pulldown);
}
// ^^^^^^
if(gpio < 32)
{
if(mode == INPUT) GPIO.enable_w1tc = ((uint32_t)1 << gpio);
else GPIO.enable_w1ts = ((uint32_t)1 << gpio);
}
else
{
if(mode == INPUT) GPIO.enable1_w1tc.data = ((uint32_t)1 << (gpio-32));
else GPIO.enable1_w1ts.data = ((uint32_t)1 << (gpio-32));
}
ESP_REG(DR_REG_IO_MUX_BASE + esp32_gpioMux[gpio].reg) = ((uint32_t)2 << FUN_DRV_S) | (FUN_IE) | ((uint32_t)2 << MCU_SEL_S); ESP_REG(DR_REG_IO_MUX_BASE + esp32_gpioMux[gpio].reg) = ((uint32_t)2 << FUN_DRV_S) | (FUN_IE) | ((uint32_t)2 << MCU_SEL_S);
GPIO.pin[gpio].val = 0; GPIO.pin[gpio].val = 0;
} }